

| | Publication | Citation | Year |
|-----|--|--------------------|-------------|
| 1. | Human perception-based color image segmentation using comprehensive learning particle swarm optimization P Puranik, P Bajaj, A Abraham, P Palsodkar, A Deshmukh 2009 Second International Conference on Emerging Trends in Engineering ... | 68 | 2009 |
| 2. | FPGA implementation of adaptive LMS filter SS Godbole, PM Palsodkar, VP Raut Proceedings of SPIT-IEEE Colloquium and International Conference 2, 226-229 | 13 | 2011 |
| 3. | Improved fused floating point add-subtract and multiply-add unit for FFT implementation P Palsodkar, A Gurjar 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS), 1-5 | 7 | 2014 |
| 4. | Improved fused floating point add-subtract and multiply-add unit for FFT implementation P Palsodkar, A Gurjar 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS), 1-5 | 7 | 2014 |
| 5. | Improved Fused Floating Point Add-Subtract Unit for FFT Implementation P Palsodkar, A Gurjar ICECS'14 | 7* | 2014 |
| 6. | Improved fused floating point add-subtract and multiply-add unit for FFT implementation GA Palsodkar Prasanna 2nd International Conference on Devices, Circuits and Systems (ICDCS) 2014, 1-5 | 7 | 2014 |
| 7. | Highly digitalized flash analog to digital (fadc) converter using mux based decoder topology P Palsodkar, P Dakhole, P Palsodkar, AV Kale 2012 1st International Conference on Emerging Technology Trends in ... | 6 | 2012 |
| 8. | SM-IEEE: Design and implementation of 64 bit multiplier using Vedic algorithm A Jais, P Palsodkar international conference on communication and signal processing (ICCSP ... | 5 | 2016 |
| 9. | Design and implementation of 64 bit multiplier using vedic algorithm A Jais, P Palsodkar 2016 International Conference on Communication and Signal Processing (ICCSP ... | 4 | 2016 |
| 10. | Design and Verification of Dadda Algorithm Based Binary Floating Point Multiplier V Buddhe, P Palsodkar, P Palsodkar 2014 International Conference on Communication and Signal Processing, 1073-1077 | 4 | 2014 |

| | | | |
|-----|--|--------------------|------|
| 11. | Improved power supply rejection (PSR) digital comparator based Flash analog to digital converter (FADC) P Palsodkar, PK Dakhole, P Palsodkar 2014 International Conference on Electronics and Communication Systems ... | 3 | 2014 |
| 12. | Floating Point-based Universal Fused Add-Subtract Unit IA Patil, P Palsodkar, A Gurjar Proceedings of the Second International Conference on Soft Computing for ... | 3 | 2014 |
| 13. | An approach for four way set associative multilevel CMOS cache memory P Palsodkar, A Deshmukh, P Bajaj, AG Keskar International Conference on Knowledge-Based and Intelligent Information and ... | 3 | 2007 |
| 14. | VLSI implementation of barrel shifter P Mandal, S Malani, PM Palsodkar Proceedings of SPIT-IEEE colloquium and international conference, Mumbai, India | 3 | |
| 15. | Design and implementation of goldschmidts algorithm for floating point division and square root R Bhoyar, P Palsodkar, S Kakde 2015 International Conference on Communications and Signal Processing (ICCSP ... | 2 | 2015 |
| 16. | Prachi Palsodkar Aniket Gokhale An Approach to Extract Salient Regions by Segmenting Color Images using Soft Computing Techniques P Palsodkar International Conference on VLSI, Communication & Instrumentation (ICVCI) | 2 | 2011 |
| 17. | Research trends in development of floating point computer arithmetic L Kamble, P Palsodkar, P Palsodkar 2017 International Conference on Communication and Signal Processing (ICCSP ... | 1 | 2017 |
| 18. | Reduced Complexity Linearity Improved Threshold Quantized Comparator Based Flash ADC P Palsodkar, P Dakhole, P Palsodkar Journal of Circuits, Systems and Computers 26 (03), 1750046 | 1 | 2017 |
| 19. | Implementation of fused floating point three term adder unit M Popalghat, P Palsodkar 2016 International Conference on Communication and Signal Processing (ICCSP ... | 1 | 2016 |
| 20. | Fused Floating Point Arithmetic Unit for Radix 2 FFT Implementation AG Prasanna Palsodkar Journal of VLSI and Signal Processing 6 (2), 58-65 | 1* | 2016 |
| 21. | Design of peak detector and sub-flash architecture for adaptive resolution of flash ADC P Palsodkar, P Dakhole, P Palsodkar, O Chandekar 2013 International Mutli-Conference on Automation, Computing, Communication ... | 1 | 2013 |

| | | | |
|-----|--|-------------------|------|
| 22. | A neural network based extraction of salient regions by segmenting color images MV Galande, P Palsodkar, P Bajaj, A Deshmukh 2009 Second International Conference on Emerging Trends in Engineering ... | 1 | 2009 |
| 23. | Fuzzy based color image segmentation using comprehensive learning particle swarm optimization (CLPSO), a design approach P Puranik, PR Bajaj, PM Palsodkar The International Multi Conference of Engineers and Computer Scientists ... | 1 | 2009 |
| 24. | Multiple Error Self Checking-Repairing Fault Tolerant Adder-Multiplier P Palsodkar, P Palsodkar, R Giri 2018 IEEE Region 10 Humanitarian Technology Conference (R10-HTC), 1-4 | | 2018 |
| 25. | Three operand fused floating point add-subtract unit using redundant adder P Palsodkar, P Palsodkar TENCON 2017-2017 IEEE Region 10 Conference, 1343-1346 | | 2017 |
| 26. | Partial product generator for signed binary multipliers VT Pardhi, P Palsodkar 2017 International conference of Electronics, Communication and Aerospace ... | | 2017 |
| 27. | BSD adder for floating point arithmetic: A review R Watpade, P Palsodkar 2017 International Conference on Communication and Signal Processing (ICCSP ... | | 2017 |
| 28. | Low power flash ADC using multiplexer based encoder RR Jogdand, PK Dakhole, P Palsodkar 2017 International Conference on Innovations in Information, Embedded and ... | | 2017 |
| 29. | Floating point unit using error correction scheme and modified anticipator P Khobragade, P Palsodkar 2016 Online International Conference on Green Engineering and Technologies ... | | 2016 |
| 30. | Implementation of three operand floating point adder O Narule, P Palsodkar 2016 International Conference on Communication and Signal Processing (ICCSP ... | | 2016 |
| 31. | Design of Efficient Add/Shift Algorithm for Multiple Constant Multiplication MN Ahuja, P Palsodkar 2015 Fifth International Conference on Communication Systems and Network ... | | 2015 |
| 32. | Hardware efficient reconfigurable arithmetic unit P Chawla, P Palsodkar, S Sheikh Proc. of the Int. Conf. on Advances in Computer Science and Electronics ... | | 2012 |

| | | | |
|-----|--|--|------|
| 33. | A Novel Approach to Extract Salient Regions by Segmenting Color Images with Hybrid Algorithm P Palsodkar, P Bajaj 2010 3rd International Conference on Emerging Trends in Engineering and ... | | 2010 |
| 34. | Analysis of technology scaling impact on CMOS, CPL, and Domino logic styles using 0.8-, 0.6-, 0.35-and 0.25 μm technologies M Tejeshwari, N Bisen, PM Palsodkar 2009 International Conference on Control, Automation, Communication and ... | | 2009 |
| 35. | An Approach to Extract Salient Regions by Segmenting Color Images using Soft Computing Techniques P Palsodkar, P Palsodkar, A Gokhale | | |
| 36. | First Order Sigma Delta Modulator Design using Floating Gate Folded Cascode Operational Amplifier P Palsodkar, P Palsodkar, P Dakhole | | |

Patent:

1. "NAINO comparator for flash analog to digital converter", Application number 201621035476, Date of filing of Application 17-10-2016, Published in the Patent Office Journal No. 16/2018 Dated 20/04/2018.

Copy Rights:

1. Copyright received for Presentation on "I want to file Patent", Diary Number: 12865/2018-CO/L, Date of Application 11/09/2018, date of Receipt 11/09/2018
2. Copyright received for Power Point Presentation of Subjects : Electronics Devices & Electronics Circuit Analysis